个人简介
胡昱,男,1980年9月出生,华中科技大学光学与电子信息学院教授,博士生导师,武汉智慧城市研究院院长。曾任加拿大阿尔伯塔大学电子与计算机工程系任助理教授、博士生导师。他先后在清华大学计算机系获得学士和硕士学位,在美国加州大学洛杉矶分校(UCLA)电子工程系获得博士学位,毕业后留校进行博士后研究工作半年。胡昱博士的研究方向包括:物联网相关的前沿技术(包括数字信号处理、云计算信息平台和数据挖掘等)、超大规模集成电路(VLSI)设计、电路与系统的体系结构。他主持或作为主要成员参与了以下重要单位资助的数十项研究课题,包括:加拿大自然科学与工程研究理事会(NSERC),中国国际人才交流协会和加拿大科学技术合作中心(ISTP-Canada)、美国国家科学基金委(National Science Foundation)、美国半导体研究协会(SRC)、中国国家865高科技重点项目和973基础科学研发项目等等。他曾获得清华大学优秀毕业生奖;在可编程逻辑电路上的创新研究获得了2008年美国电气和电子工程师协会设计自动化会议(IEEE Electronic Design Automation Council)的最佳贡献奖;从2008年到2010年3年连续在国际集成电路计算机辅助设计会议(International Conference on Computer-Aided Design)和国际设计自动化(Design Automation Conference)上获得最佳论文提名。他获得美国发明专利2项、国家发明专利4项;在国际重要研究期刊和会议上发表学术论文50余篇(其中被SCI索引收录文章10余篇);其研究成果被国际学者引用过两百次(截止2010年)。胡博士在相关领先国际上发言近20次,并3次被两家大型可编程逻辑器件公司邀请作学术演讲;他现任若干美国电气和电子工程师协会(IEEE)和美国计算机协会(Association of Computing Machinery, 简称ACM)学术期刊的特邀审稿人。
近期论文
查看导师新发文章
(温馨提示:请注意重名现象,建议点开原文通过作者单位确认)
[1]. Lei He, Shauki Elassaad, Yiyu Shi, Yu Hu, Wei Yao, "System-in-Package: Electrical and Layout Perspectives", Foundations and Trends in Electronic Design Automation .vol.4 no.4, pp. 223-306 2011. [2]. Wenyao Xu, Jia Wang, Yu Hu, Ju-Yueh Lee, Fang Gong, Lei He, Majid Sarrafzadeh, "In-Place FPGA retiming for mitigation of variational single-event transient faults", IEEE Transactions on Circuits and Systems Part I (TCAS-I), Vol.58, Jun, 2011, pp. 1372 –1381. [3]. Chun Zhang, Yu Hu, Lingli Wang, Lei He and Jiarong Tong, “Accelerating Boolean Matching Using Bloom Filter”, IEICE Transactions, Vol.E93-A,No.10,Oct. 2010. pp.1775-1781. [4]. Yu Hu, Satyaki Das, Steve Trimberger and Lei He, Design and Synthesis of Programmable Logic Block with Mixed LUT and Macro-Gate, IEEE TCAD, 2009, 28(4), pp. 591-595. [5]. Yu Hu, Victor Shih, Rupak Majumdar and Lei He, Exploiting Symmetries to Speed-Up SAT-Based Boolean Matching for Logic Synthesis of FPGAs, IEEE Transactions on Computer-Aided Design for Circuits and Systems, 2008, 27(10), pp.1751-1760. [6]. King Ho Tam, Yu Hu, Lei He, Tong Jing and Xinyi Zhang, Dual Vdd Buffer Insertion for Power Reduction, IEEE Transactions on Computer-Aided Design for Circuits and Systems, 2008, 27(8), pp. 1498-1502. [7]. Yu Hu, Yan Lin, Lei He and Tim Tuan, Physical Synthesis for FPGA Interconnect Power Reduction by Dual-Vdd Budgeting and Retiming, ACM Transactions on Design Automation for Circuits and Systems, 13, 2 (Apr. 2008), pp. 1-29. [8]. Pengfei Zhu, Chun Zhang, Hua Li, Ray Cheung and Yu Hu, An FPGA-Based Acceleration Platform for Auction Algorithm, ISCAS 2012. (accepted for publication) [9]. Tianyun Zhang, Rui Zhang, Lingli Wang, Yu Hu, A Method to Build Reconfigurable Architectures by Extracting. Common Subgraphs. ASICON 2011. pp.1043-1046. [10]. Lintao Cui, Jing Chen, Yu Hu, Jinjun Xiong, Zhe Feng and Lei He, Acceleration of Multi-agent Simulation on FPGAs, FPL 2011. pp. 470 –473. [11]. Zhe Feng, Naifeng Jing, Yu Hu, and Lei He, IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-based FPGAs, FPL 2011. pp. 482 –485. [12]. Xiaoyu Shi, Dahua Zeng, Yu Hu, Osmar Zaiane and Guohui Lin, Enhancement of Incremental Design for FPGAs Using Circuit Similarity, ISQED, 2011, pp. 1-8. [13]. Chun Zhang, Yu Hu, Lingli Wang, Lei He and Jiarong Tong, Engineering a Scalable Boolean Matching Based on EDA SaaS 2.0, ICCAD, 2010, pp. 750 –755. [14]. Manu Jose, Yu Hu and Rupak Majumdar, On Power And Fault-Tolerant Optimization In FPGA Physical Synthesis, ICCAD, 2010, pp. 224 –r29. [15]. Manu Jose, Yu Hu, Rupak Majumdar and Lei He, Rewiring for Robustness, DAC, 2010, pp. 469 - 474. (最佳论文提名,607篇投稿中共有9篇被提名最佳论文) [16]. Samuel Luckenbill, Ju-Yueh Lee, Yu Hu, Rupak Maju-dar, and Lei He, RALF: Reliability Analysis for Logic Faults - An Exact Algorithm and Its Applications, DATE, 2010, pp. 783 - 788. [17]. Chun Zhang, Yu Hu, Lei He, Lingli Wang and Jiarong Tong, Building A Faster Boolean Matcher Using Bloom Filter, FPGA, 2010, pp. 185-188. [18]. Ju-Yueh Lee, Yu Hu, Rupak Majumdar, Lei He, and Minming Li, Fault-Tolerant Resynthesis for Dual-Output LUTs, ASP-DAC, 2010, pp. 325 - 330. [19]. Lei He and Yu Hu, Power-Efficient and Fault-Tolerant Circuits and Systems, ASICON, 2009, pp. 708 - 713. (特邀论文)