近期论文
查看导师新发文章
(温馨提示:请注意重名现象,建议点开原文通过作者单位确认)
[1]. Y. Liu, Z. X. Wang, W. He, L. Shen, Y. H. Zhang, P. Y. Chen, W. Wu, H. Zhang, P. Zhou, J. G. Liu, G. Y. Sun, J. Ru, L. Ye*, and R. Huang*, “An 82nW 0.53pJ/SOP clock-free spiking neural network with 40μs latency for AIoT wake-up functions using ultimate-event-driven bionic architecture and computing-in-memory technique,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2022.
[2]. Y. H. Zhang, C. Xue, X. Wang, T. Y. Liu, J. H. Gao, P. Y. Chen, J. G. Liu, L. N. Sun, L. X. Shen, J. Run, L. Ye*, and R. Huang*, “Single-mode 6T CMOS SRAM macrons, with keeper-loading-free periherals and row-separate dynamic body bias achieving 2.53fW/bit leakage for AIoT sensing platforms,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2022.
[3]. Y. Y. Liu, M. L. Zhao, Y. B. Zhao, X. P. Yu, N. N. Tan, L. Ye, and Z. C. Tan, “A 4.96μW 15b self-timed dynamic-amplifier-based incremental zoom ADC,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2022.
[4]. Y. P. Hu, Y. B. Zhao, W. Y. Qu, L. Ye, M. L. Zhao, and Z. C. Tan, “A 2.87μW 1kHz-BW 94.0dB-SNDR 2-0 mash ADC using FIA with dynamic-body-biasing assisted CLS technique,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2022.
[5]. H. Y. Li, Z. C. Tan, Y. X. Bao, H. Xiao, H. Zhang, K. X. Du, L. X. Shen, J. Y. Ru, L. Ye*, and R. Huang*, “Energy-efficient CMOS humidity sensors using adaptive range-shift Zoom CDC and power-aware floating inverter amplifier array,” IEEE J. Solid-State Circuits (JSSC), vol. 56, no. 12, pp. 3560-3572, Dec. 2021.
[6]. L. Ye*, Z. X. Wang, Y. Liu, P. X. Chen, H. Y. Li, Hao Zhang, Meng Wu, Wei He, Linxiao Shen, Yihan Zhang, Zhichao Tan, Yangyuan Wang, and Ru Huang*, “The challenges and emerging technologies for low-power artificial intelligence IoT systems,” IEEE Trans. Circuits Syst. I, Reg. Paper (TCAS-I), vol. 68, no. 12, pp. 4821-4834, Dec. 2021.
[7]. Z. X. Wang, Y. Liu, P. Zhou, Z. C. Tan, H. T. Fan, Y. H. Zhang, L. X. Shen, J. Y. Ru, Y. Y. Wang, L. Ye*, and R. Huang*, “A 148 nW reconfigurable event-driven intelligent wake-up system for AIoT nodes using an asynchronous pulse based feature extractor and a convolutional neural network,” IEEE J. Solid-State Circuits (JSSC), vol. 56, no. 11, pp. 3274-3288, Nov. 2021.
[8]. M. L. Zhao, Y. B. Zhao, H. J. Zhang ,Y. P. Hu, Y. X. Bao, L. Ye, W. Y. Qu, and Zhichao Tan*, “A 4-μW bandwidth/power scalable delta-sigma modulator based on swing-enhanced floating inverter amplifiers,” IEEE J. Solid-State Circuits (JSSC), pp. 1-1, Nov. 2021.
[9]. Z. X. Wang, H. Zhang, Y. H. Zhang, L. X. Shen, J. Ru, H. T. Fan, Z. C. Tan, Y. Y. Wang, L. Ye*, and R. Huang*, “A software-defined always-on system with 57-75-nW wake-up function using asynchronous clock-free pipeline event-driven architecture and time-shielding level-crossing ADC,” IEEE J. Solid-State Circuits (JSSC), vol. 56, no. 9, pp. 2804-2816, Sep. 2021.
[10]. L. Ye, H. L. Liao, F. Song, J. Chen, J. S. Zhao, C. Li, R. Q. Liu, C. Y. Shi, C. Wang, J. H. Liu, R. Huang, and Y. Y. Wang, “A single-chip CMOS UHF RFID reader transceiver for Chinese mobile applications,” IEEE J. Solid-State Circuits (JSSC), vol. 45, no. 7, pp. 1316-1329, Jul. 2010.
[11]. Z. X. Wang, L. Ye*, Q. Q. Huang, Y. Y. Wang, and R. Huang*, “Reassessment of steep-slope device design from a circuit-level perspective using novel evaluation criteria and model-less method,” IEEE Trans. Circuits Syst. I, Reg. Paper (TCAS-I), vol. 68, no. 4, pp. 1624-1635, Apr. 2021.
[12]. Z. X. Wang, Y. Zhong, C. Cheng, L. Ye*, Q. Q. Huang, L. B. Yang, Y. Y. Wang, and Ru Huang*, “Ultra-low-power and performance-improved logic circuit using hybrid TFET-MOSFET standard cells topologies and optimized digital front-end,” IEEE Trans. Circuits Syst. I, Reg. Paper (TCAS-I), vol. 68, no. 3, pp. 1160-1170, Mar. 2021.
[13]. Z. X. Wang, L. Ye*, Y. Liu, P. Zhou, Z. C. Tan, H. T. Fan, Y. H. Zhang, J. Ru, Y. Y. Wang, and R. Huang*, “A 148nW general-purpose event-driven intelligent wake-up chip for AIoT devices using asynchronous spike-based feature extractor and convonlutional neural network,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 436-438, Feb. 2021. (ISSCC Hightlight论文)
[14]. H. Y. Li, Z. C. Tan, Y. X. Bao, H. Xiao, H. Zhang, K. X. Du, Y. H. Zhang, L. Ye*, and R. Huang*, “A 1.5μW 0.135pJ·%RH2 CMOS humidity sensor using adaptive range-shift zoom CDC and power-awareness floating inverter amplifier array,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 72-74, Feb. 2021. (ISSCC Hightlight论文)
[15]. Z. T. Lin, P. P. Chen, L. Ye, X. Yan, L. Z. Dong, S. G. Zhang, Z. Yang, C. Y. Peng, X. L. Wu, and J. N. Chen, “Challenges and solutiongs of the TFET circuit design,” IEEE Trans. Circuits Syst. I, Reg. Paper (TCAS-I), vol. 61, no. 1, pp.4918-4931, Dec. 2020.
[16]. Z. X. Wang, L. Ye*, H. Zhang, J. Ru, H. T. Fan. Y. Y. Wang, and R. Huang*, “A 57nW Software-Defined Always-On Wake-Up Chip for IoT Devices with Asynchronous Pipelined Event-Driven Architecture and Time-Shielding Level-Crossing ADC,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 1624-1635, Feb. 2020